All Tools
Y
Dev ToolsFreeOpen Source
YOSYS
Open-source Verilog synthesis for FPGA and ASIC flows
ISC
ABOUT
RTL synthesis is often locked behind expensive EDA licenses. Yosys compiles Verilog to gate-level netlists with optimization and technology mapping so FPGA and ASIC teams can synthesize, inspect, and script chip flows with an open toolchain.
INSTALL
brew install yosysINTEGRATION GUIDE
1. Synthesize a Verilog design to a gate-level netlist for FPGA or ASIC
2. Script a Yosys pass to optimize or inspect RTL before place-and-route
3. Feed nextpnr or an open FPGA flow from a Yosys netlist
4. Teach digital design with a free synthesis tool instead of a vendor GUI
TAGS
yosyshdlverilogsynthesisfpgaasiceda