All Tools
V
Dev ToolsFreeOpen Source
VTR
Open-source Verilog-to-routing CAD flow for FPGA research
MIT
ABOUT
FPGA architecture research needed a closed vendor CAD flow. VTR packs, places, and routes Verilog on custom fabrics so labs measure area, delay, and CAD algorithms without a proprietary toolchain.
INTEGRATION GUIDE
1. Place and route Verilog on a custom FPGA architecture described in VTR
2. Benchmark packing, placement, and routing algorithms on VTR circuits
3. Measure area and delay of a new FPGA fabric before silicon
4. Teach FPGA CAD by running the full Verilog-to-routing flow
TAGS
vtrfpgacadplacementroutingverilogarchitectureopen-source