All Tools
V
Dev ToolsFreeOpen Source
VERILATOR
Fast open-source SystemVerilog simulator and linter
LGPL-3.0
ABOUT
Event-driven Verilog simulators are slow on large designs and often licensed. Verilator compiles SystemVerilog to multithreaded C++ so teams get cycle-accurate tests, coverage, and lint without a closed simulator or overnight regression queues.
INSTALL
brew install verilatorINTEGRATION GUIDE
1. Compile a SystemVerilog design to a fast C++ testbench
2. Lint RTL for width mismatches and unsynthesizable constructs
3. Run multithreaded regressions on FPGA or ASIC blocks
4. Co-simulate hardware with a C++ or Python software model
TAGS
verilatorsystemveriloghdlsimulationlintfpgaasic